Attention is currently required from: Tim Wawrzynczak.
Nick Vaccaro has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/49409 )
Change subject: soc/intel/tigerlake: Enable support for common IRQ block
......................................................................
Patch Set 8:
(1 comment)
File src/soc/intel/tigerlake/fsp_params.c:
https://review.coreboot.org/c/coreboot/+/49409/comment/8b352f90_9dbdf21f
PS8, Line 252: PCH devices only
No, we have to pass only the PCH devices (slot >= 0x10) to the FSP to program IRQs for. […]
The logic on line 245 & 246 made me think PCH devices were slot < 0x10, since it incremented the pch_counter each time it encontered devices with slot < 0x10. Should that have been a >= on line 245?
--
To view, visit
https://review.coreboot.org/c/coreboot/+/49409
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ieb241f2b91af52a7e2d0efe997d35732882ac463
Gerrit-Change-Number: 49409
Gerrit-PatchSet: 8
Gerrit-Owner: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Duncan Laurie
dlaurie@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Nick Vaccaro
nvaccaro@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Srinidhi N Kaushik
srinidhi.n.kaushik@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Attention: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Comment-Date: Thu, 25 Feb 2021 22:08:19 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Tim Wawrzynczak
twawrzynczak@chromium.org
Comment-In-Reply-To: Nick Vaccaro
nvaccaro@google.com
Gerrit-MessageType: comment