Change in coreboot[master]: soc/intel/denverton_ns: Add UART legacy mode with FSP traces

Show replies by date

888
days inactive
888
days old

coreboot-gerrit@coreboot.org

Manage subscription

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • build bot (Jenkins) (Code Review)