Change in coreboot[master]: mb/google/brya: Fix a few mistakes in brya0 overridetree

[Tim Wawrzynczak (Code Review)]

Tim Wawrzynczak has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/51145 )

Change subject: mb/google/brya: Fix a few mistakes in brya0 overridetree
......................................................................

mb/google/brya: Fix a few mistakes in brya0 overridetree

1) Both SAR sensors had a UID of `2`, making them indistinguishable
2) No `device` underneath max98357a `chip`

Change-Id: Icf586229532819a7779652cbee73755b036dfbdc
Signed-off-by: Tim Wawrzynczak 
---
M src/mainboard/google/brya/variants/brya0/overridetree.cb
1 file changed, 2 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/45/51145/1

diff --git a/src/mainboard/google/brya/variants/brya0/overridetree.cb b/src/mainboard/google/brya/variants/brya0/overridetree.cb
index 030d19e..b70f156 100644
--- a/src/mainboard/google/brya/variants/brya0/overridetree.cb
+++ b/src/mainboard/google/brya/variants/brya0/overridetree.cb
@@ -73,7 +73,7 @@
    			register "desc" = ""SAR1 Proximity Sensor""
    			register "irq" = "ACPI_IRQ_LEVEL_LOW(GPP_H19_IRQ)"
    			register "speed" = "I2C_SPEED_FAST"
-				register "uid" = "2"
+				register "uid" = "1"
    			register "reg_gnrl_ctrl0" = "0x16"
    			register "reg_gnrl_ctrl1" = "0x21"
    			register "reg_afe_ctrl0" = "0x00"
@@ -183,6 +183,7 @@
    			register "sdmode_gpio" =
    					"ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_A11)"
    			register "sdmode_delay" = "5"
+				device generic 0 on end
    		end
    	end
    	device ref gspi1 on