Attention is currently required from: Furquan Shaikh, Felix Held.
Martin Roth has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/51675 )
Change subject: mb/google/guybrush: Update GPIO configuration
......................................................................
Patch Set 11:
(3 comments)
Commit Message:
https://review.coreboot.org/c/coreboot/+/51675/comment/5adfce04_17db3e65
PS10, Line 9: Init I2C3 early for GSC communication.
This isn't done as part of this CL.
Done
File src/mainboard/google/guybrush/variants/baseboard/gpio.c:
https://review.coreboot.org/c/coreboot/+/51675/comment/cf09620e_733a7a04
PS10, Line 59: // PAD_NF(GPIO_26, PCIE_RST_L, PULL_NONE),
I think it's best not to leave commented out code here. […]
Done
https://review.coreboot.org/c/coreboot/+/51675/comment/f084ea59_6f706890
PS10, Line 180: SPI_CLK2
nit: Probably name this ESPI_SOC_CLK? That will make it clear that this is related to eSPI clock.
Done, here and above.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/51675
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I512cb8b435dc8412cd46189e741ad94e5a24699e
Gerrit-Change-Number: 51675
Gerrit-PatchSet: 11
Gerrit-Owner: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-Reviewer: Raul Rangel
rrangel@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Felix Held
felix-coreboot@felixheld.de
Gerrit-CC: Mathew King
mathewk@chromium.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Attention: Furquan Shaikh
furquan@google.com
Gerrit-Attention: Felix Held
felix-coreboot@felixheld.de
Gerrit-Comment-Date: Mon, 05 Apr 2021 17:12:25 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Gerrit-MessageType: comment