Attention is currently required from: Raul Rangel, Justin Frodsham, Felix Held.
Justin Frodsham has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/50242 )
Change subject: vendorcode/amd/fsp/cezanne: add UPD structs from FSP build
......................................................................
Patch Set 1:
(1 comment)
File src/vendorcode/amd/fsp/cezanne/FspmUpd.h:
https://review.coreboot.org/c/coreboot/+/50242/comment/1c2c9782_d9b3ca1e
PS1, Line 19: /** Offset 0x0050**/ uint32_t serial_port_baudrate;
: /** Offset 0x0054**/ uint32_t serial_port_refclk;
I'm assuming FSP-M is reconfiguring the UART? Could we make it not do that?
This is a WIP, if we don't line up the structures, we can't get very far in post. We will be pruning all this down.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/50242
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Icade1d7bcab7b85cdd25c4114590eb23b914edcd
Gerrit-Change-Number: 50242
Gerrit-PatchSet: 1
Gerrit-Owner: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Justin Frodsham
justin.frodsham@amd.corp-partner.google.com
Gerrit-Reviewer: Justin Frodsham
justin.frodsham@protonmail.com
Gerrit-Reviewer: Raul Rangel
rrangel@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Raul Rangel
rrangel@chromium.org
Gerrit-Attention: Justin Frodsham
justin.frodsham@protonmail.com
Gerrit-Attention: Felix Held
felix-coreboot@felixheld.de
Gerrit-Comment-Date: Tue, 02 Feb 2021 22:57:17 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Raul Rangel
rrangel@chromium.org
Gerrit-MessageType: comment