Andrey Petrov has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/39690 )
Change subject: mb/ocp/tiogapass: Configure IPMI FRB2 watchdog timer via VPD variables in romstage
......................................................................
Patch Set 15: Code-Review+2
(1 comment)
https://review.coreboot.org/c/coreboot/+/39690/15/src/mainboard/ocp/tiogapas...
File src/mainboard/ocp/tiogapass/romstage.c:
https://review.coreboot.org/c/coreboot/+/39690/15/src/mainboard/ocp/tiogapas...
PS15, Line 75: if (vpd_get_bool(FRB2_TIMER, VPD_RW, &enable)) {
: if (!enable) {
: printk(BIOS_DEBUG, "Disable FRB2 timer\n");
: ipmi_stop_bmc_wdt(BMC_KCS_BASE);
: return;
: }
: }
It's according to the BIOS requirement, it says before MP, the default setting is enabled but no act […]
ah ok, thanks for clarification
--
To view, visit
https://review.coreboot.org/c/coreboot/+/39690
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I53b69c3c5d22c022130fd812ef26097898d913d0
Gerrit-Change-Number: 39690
Gerrit-PatchSet: 15
Gerrit-Owner: Johnny Lin
Gerrit-Reviewer: Andrey Petrov
andrey.petrov@gmail.com
Gerrit-Reviewer: David Hendricks
david.hendricks@gmail.com
Gerrit-Reviewer: Jingle Hsu
Gerrit-Reviewer: Jonathan Zhang
jonzhang@fb.com
Gerrit-Reviewer: Morgan Jang
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Wed, 29 Apr 2020 03:11:41 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Comment-In-Reply-To: Johnny Lin
Comment-In-Reply-To: Andrey Petrov
andrey.petrov@gmail.com
Gerrit-MessageType: comment