Attention is currently required from: Patrick Rudolph, Jonathan Zhang, TimLiu-SMCI, Paul Menzel, Christian Walter, Angel Pons, Jian-Ming Wang, Arthur Heymans, Srinidhi N Kaushik, Shelly Chang, Elyes Haouas, Tim Chu.
Johnny Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/72442 )
Change subject: soc/intel/xeon_sp/spr: Add header files and romstage code
......................................................................
Patch Set 9:
(8 comments)
File src/soc/intel/xeon_sp/spr/ddr.c:
https://review.coreboot.org/c/coreboot/+/72442/comment/a7c7450f_af6c0ac4
PS3, Line 5: get_ddr_voltage
Please add the unit to the function name.
Done
https://review.coreboot.org/c/coreboot/+/72442/comment/29ee950f_934274a0
PS3, Line 5: uint8_t
Ditto.
Done
https://review.coreboot.org/c/coreboot/+/72442/comment/d81871a8_1f202947
PS3, Line 5: uint32_t
Please do not fix the size [1]. […]
If I understand correctly, we should use 'unsigned int' right? So I change both:
uint16_t get_max_memory_speed(uint32_t commonTck)
to
unsigned int get_ddr_millivolt(unsigned int ddr_voltage)
uint16_t get_max_memory_speed(uint32_t commonTck)
to
unsigned int get_max_memory_speed(unsigned int commonTck)
https://review.coreboot.org/c/coreboot/+/72442/comment/5410eee0_c338aa43
PS3, Line 17: uint32_t
Ditto.
Done
https://review.coreboot.org/c/coreboot/+/72442/comment/5e80c339_77e04b81
PS3, Line 17: uint16_t
Ditto.
Done
File src/soc/intel/xeon_sp/spr/romstage.c:
https://review.coreboot.org/c/coreboot/+/72442/comment/cf83017a_51c8fc2e
PS2, Line 115: mupd->FspmConfig.DFXEnable = 0;
Maybe: […]
Done
https://review.coreboot.org/c/coreboot/+/72442/comment/5e069e07_9108fe05
PS2, Line 122: int port, socket;
Could be unsigned int?
Done
File src/soc/intel/xeon_sp/spr/romstage.c:
https://review.coreboot.org/c/coreboot/+/72442/comment/f87d2e2a_023bc2ee
PS8, Line 164: X2apic
m_cfg->X2apic = config->x2apic; […]
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/72442
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ia022534e5206dbeec946d3e5f3c66bcb5628748f
Gerrit-Change-Number: 72442
Gerrit-PatchSet: 9
Gerrit-Owner: Jonathan Zhang
jon.zhixiong.zhang@gmail.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Christian Walter
christian.walter@9elements.com
Gerrit-Reviewer: Jian-Ming Wang
jianmingW@supermicro.com
Gerrit-Reviewer: Johnny Lin
Johnny_Lin@wiwynn.com
Gerrit-Reviewer: Simon Chou
simonchou@supermicro.com.tw
Gerrit-Reviewer: Srinidhi N Kaushik
srinidhi.n.kaushik@intel.com
Gerrit-Reviewer: Tim Chu
Tim.Chu@quantatw.com
Gerrit-Reviewer: TimLiu-SMCI
timliu@supermicro.com.tw
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Elyes Haouas
ehaouas@noos.fr
Gerrit-CC: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-CC: Paul Menzel
paulepanter@mailbox.org
Gerrit-CC: Shelly Chang
Shelly_Chang@wiwynn.com
Gerrit-Attention: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-Attention: Jonathan Zhang
jon.zhixiong.zhang@gmail.com
Gerrit-Attention: TimLiu-SMCI
timliu@supermicro.com.tw
Gerrit-Attention: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Christian Walter
christian.walter@9elements.com
Gerrit-Attention: Angel Pons
th3fanbus@gmail.com
Gerrit-Attention: Jian-Ming Wang
jianmingW@supermicro.com
Gerrit-Attention: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Attention: Srinidhi N Kaushik
srinidhi.n.kaushik@intel.com
Gerrit-Attention: Shelly Chang
Shelly_Chang@wiwynn.com
Gerrit-Attention: Elyes Haouas
ehaouas@noos.fr
Gerrit-Attention: Tim Chu
Tim.Chu@quantatw.com
Gerrit-Comment-Date: Fri, 03 Mar 2023 17:59:19 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Patrick Rudolph
patrick.rudolph@9elements.com
Comment-In-Reply-To: Paul Menzel
paulepanter@mailbox.org
Gerrit-MessageType: comment