Attention is currently required from: Angel Pons, Werner Zeh.
Lean Sheng Tan has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/55355 )
Change subject: soc/intel/elkhartlake: Enable PCH GBE
......................................................................
Patch Set 18:
(1 comment)
File src/soc/intel/elkhartlake/chip.h:
https://review.coreboot.org/c/coreboot/+/55355/comment/6c36252b_3269c11b
PS10, Line 138: /* Enable PCIe Precision Time Measurement for Root Ports (disabled by default) */
Oh, once we are here...Missing TAB slipped in.
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/55355
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I6b0108e892064e804693a34e360034ae7dbee68f
Gerrit-Change-Number: 55355
Gerrit-PatchSet: 18
Gerrit-Owner: Lean Sheng Tan
lean.sheng.tan@intel.com
Gerrit-Reviewer: Mario Scheithauer
mario.scheithauer@siemens.com
Gerrit-Reviewer: Maulik V Vaghela
maulik.v.vaghela@intel.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Werner Zeh
werner.zeh@siemens.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-Attention: Angel Pons
th3fanbus@gmail.com
Gerrit-Attention: Werner Zeh
werner.zeh@siemens.com
Gerrit-Comment-Date: Thu, 17 Jun 2021 03:01:23 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Werner Zeh
werner.zeh@siemens.com
Gerrit-MessageType: comment