[coreboot-gerrit] Change in ...coreboot[master]: riscv: Use correct argument in a1 when invoking payload

[Philipp Hug (Code Review)]

Philipp Hug has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/31287

Change subject: riscv: Use correct argument in a1 when invoking payload
......................................................................

riscv: Use correct argument in a1 when invoking payload

Fix a bug introduced by 31179.
Put fdt into a1 correctly.

Change-Id: I0dea7b88fde9d9a7365cb366917747d8110b9159
---
M src/arch/riscv/payload.c
1 file changed, 1 insertion(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/87/31287/1

diff --git a/src/arch/riscv/payload.c b/src/arch/riscv/payload.c
index 8a07ff8..f3ed5a4 100644
--- a/src/arch/riscv/payload.c
+++ b/src/arch/riscv/payload.c
@@ -44,7 +44,7 @@
    write_csr(mepc, doit);
    asm volatile(
    	"mv a0, %0\n\t"
-		"mv a1, %0\n\t"
+		"mv a1, %1\n\t"
    	"mret" ::"r"(hart_id),
    	"r"(fdt)
    	: "a0", "a1");