Thejaswani Putta has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/56722 )
Change subject: mb/google/brya: Add RTD3 for WWAN ......................................................................
mb/google/brya: Add RTD3 for WWAN
Enable the PCIe RTD3 driver for WWAN device attached to PCIe Root Port 6 and provide the reset GPIO / src clk pins.
BUG=None BRANCH=None TEST=Build and boot the coreboot image, check if device is enumerated in the lspci list after warm/cold reboot cycles, run suspend cycles and check if WWAN is entering L2 LPM.
Signed-off-by: Thejaswani Putta thejaswani.putta@intel.com Change-Id: Ie9d1ce55cc1297ea0e1069979bbecfaac8f8de05 --- M src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb 1 file changed, 5 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/22/56722/1
diff --git a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb index 12bff55..b8d0b5c 100644 --- a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb +++ b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb @@ -140,6 +140,11 @@ device ref sata on end device ref pcie_rp6 on # Enable WWAN PCIE 6 using clk 5 + chip soc/intel/common/block/pcie/rtd3 + register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_E0)" + register "srcclk_pin" = "5" + device generic 0 on end + end register "pch_pcie_rp[PCH_RP(6)]" = "{ .clk_src = 5, .clk_req = 5,