Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/37168 )
Change subject: sb/amd/{agesa,pi}/hudson: add southbridge C bootblock initialization
......................................................................
Patch Set 9:
Patch Set 9:
Patch Set 9:
We will use patchset #6 with the original change-id. Push #9 with new change-id after ROMCC board disablement CB:37355.
It is currently after CB:37355 in the relation chain. I do not exactly understand what you mean.
I don't want to land commits to platform code that does not get build-tested. Therefore, I would not disable apu1, g505s or imb-a180h boards at all. Let me know if you have some local work that you have not submitted yet, I'll rearrange the series and see if something else needs to be done.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/37168
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iaba5443d8770473c4abe73ec2a91f8d6a52574af
Gerrit-Change-Number: 37168
Gerrit-PatchSet: 9
Gerrit-Owner: Michał Żygowski
michal.zygowski@3mdeb.com
Gerrit-Reviewer: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Michał Żygowski
michal.zygowski@3mdeb.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Arthur Heymans
arthur@aheymans.xyz
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Sun, 01 Dec 2019 16:16:37 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment