[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Add provision to skip postcar and load ramstage