Change subject: Revert "soc/intel/common/{pch,sata}: Remove SATA common code driver"
......................................................................
Patch Set 4:
Andrew, Matt: could you both try to set register satapwroptimize=1 in devicetree, please? I am having some suspicion, that this could have an impact...
that UPD doesn't exist for KBL FSP, and the analogous 'SataPwrOptEnable' is already set for the SoC in chip.c
--
To view, visit
https://review.coreboot.org/c/coreboot/+/43077
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ic092896a1f66010430775c6490967745336e07b3
Gerrit-Change-Number: 43077
Gerrit-PatchSet: 4
Gerrit-Owner: Andrew McRae
amcrae@chromium.org
Gerrit-Reviewer: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Andrew McRae
amcrae@google.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Matt DeVillier
matt.devillier@gmail.com
Gerrit-Reviewer: Michael Niewöhner
Gerrit-Reviewer: Nico Huber
nico.h@gmx.de
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Wonkyu Kim
wonkyu.kim@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: 9elements QA
hardwaretestrobot@gmail.com
Gerrit-CC: Andrey Petrov
andrey.petrov@gmail.com
Gerrit-CC: Andrey Petrov
anpetrov@fb.com
Gerrit-CC: David Hendricks
david.hendricks@gmail.com
Gerrit-CC: Jonathan Zhang
jonzhang@fb.com
Gerrit-CC: Lance Zhao
Gerrit-CC: Maxim Polyakov
max.senia.poliak@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Sun, 09 Aug 2020 19:56:47 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment