Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/48847 )
Change subject: soc/intel/alderlake: Update CPU microcode patch base address/size
......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/48847/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/48847/1//COMMIT_MSG@9
PS1, Line 9: This patch updates CPU microcode patch base address/size to FSP-S
: UPD to have second microcode patch loaded successfully to enable
: Mcheck flow
yes, i believe thats the document, i have also started pulling CPU EDS folks to capture on more deta […]
continuing discussion on the bug
--
To view, visit
https://review.coreboot.org/c/coreboot/+/48847
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I936816e3173dbcdf82b2b16b465f6b4ed5d90335
Gerrit-Change-Number: 48847
Gerrit-PatchSet: 3
Gerrit-Owner: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Sridhar Siricilla
sridhar.siricilla@intel.com
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Tue, 05 Jan 2021 18:33:48 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Comment-In-Reply-To: Tim Wawrzynczak
twawrzynczak@chromium.org
Comment-In-Reply-To: Subrata Banik
subrata.banik@intel.com
Comment-In-Reply-To: Angel Pons
th3fanbus@gmail.com
Gerrit-MessageType: comment