Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/31246 )
Change subject: soc/intel/cannonlake: Take ITSS polarity snaphot after GPIO configuration
......................................................................
Patch Set 2:
(1 comment)
https://review.coreboot.org/#/c/31246/2//COMMIT_MSG
Commit Message:
https://review.coreboot.org/#/c/31246/2//COMMIT_MSG@9
PS2, Line 9: This implementation moves saving ITSS IPCx regsister snaphsot after
Just one space before ITSS please.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/31246
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Id7b6f732759538ca41c872308727b1d87c2c5d85
Gerrit-Change-Number: 31246
Gerrit-PatchSet: 2
Gerrit-Owner: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Shelley Chen
shchen@google.com
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Tue, 05 Feb 2019 16:32:39 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment