Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/43979 )
Change subject: drivers/intel/fsp2_0: Change boot state notification
......................................................................
Patch Set 4:
(1 comment)
https://review.coreboot.org/c/coreboot/+/43979/4//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/43979/4//COMMIT_MSG@21
PS4, Line 21: This prevents code corruption of payload. At this stage of boot, there
: is no concept of memory management, therefore FSP can use any memory it
: needs.
I think FSP can produce multiple reserved memory HOBs, but we only handle one.
If we are missing the handling of multiple reserved memory HOBs published by FSP, then I think that needs to be fixed rather than changing the order here. This reserved memory HOB details will also have to be used to reserve the memory from OS as well.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/43979
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I122edc12abf992cb3e5ec53747a7cef9c94aee8e
Gerrit-Change-Number: 43979
Gerrit-PatchSet: 4
Gerrit-Owner: Rocky Phagura
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Andrey Petrov
andrey.petrov@gmail.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Jonathan Zhang
jonzhang@fb.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.corp-partner.google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Furquan Shaikh
furquan@google.com
Gerrit-Comment-Date: Tue, 28 Jul 2020 17:51:53 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Comment-In-Reply-To: Angel Pons
th3fanbus@gmail.com
Gerrit-MessageType: comment