[coreboot-gerrit] Change in coreboot[master]: soc/intel/xeon_sp: Use common cpu/intel romstage entry