[coreboot-gerrit] Change in coreboot[master]: soc/intel/xeon_sp: Lock down DMI3 PCI registers

[Arthur Heymans (Code Review)]

Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47448 )

Change subject: soc/intel/xeon_sp: Lock down DMI3 PCI registers
......................................................................

Patch Set 8:

(2 comments)

https://review.coreboot.org/c/coreboot/+/47448/6/src/mainboard/ocp/deltalake... 
File src/mainboard/ocp/deltalake/devicetree.cb:

https://review.coreboot.org/c/coreboot/+/47448/6/src/mainboard/ocp/deltalake... 
PS6, Line 66: device pci 07.0 on end
> move to next patch

done

https://review.coreboot.org/c/coreboot/+/47448/6/src/soc/intel/xeon_sp/skx/i... 
File src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h:

https://review.coreboot.org/c/coreboot/+/47448/6/src/soc/intel/xeon_sp/skx/i... 
PS6, Line 181: #define ERRINJCON		0x1d8
> CPX has an extra \n here

Done