[coreboot-gerrit] Change in coreboot[master]: [TEST]soc/intel/tigerlake: unlock RTC memory

[build bot (Jenkins) (Code Review)]

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/39710 )

Change subject: [TEST]soc/intel/tigerlake: unlock RTC memory
......................................................................

Patch Set 1:

(1 comment)

https://review.coreboot.org/c/coreboot/+/39710/1/src/soc/intel/tigerlake/fsp... 
File src/soc/intel/tigerlake/fsp_params_tgl.c:

https://review.coreboot.org/c/coreboot/+/39710/1/src/soc/intel/tigerlake/fsp... 
PS1, Line 110: 	/* TODO: before UPD is avaialbe for RtcMemoryLock (offset:0x0621) */
'avaialbe' may be misspelled - perhaps 'available'?