Martin Roth has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35149 )
Change subject: mb/google/kahlee/variants/careena: override DRAM SPD table
......................................................................
Patch Set 5:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35149/5/src/mainboard/google/kahlee...
File src/mainboard/google/kahlee/variants/careena/spd/Makefile.inc:
https://review.coreboot.org/c/coreboot/+/35149/5/src/mainboard/google/kahlee...
PS5, Line 18:
: SPD_SOURCES = hynix-H5AN8G6NAFR-UH # 0b0000
Maybe in a future patch go through and remove chips that weren't used for Barla/Careena?
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/35149
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ie1b2c1bae5ffe9f3a6a6560348f6e1b117ffd457
Gerrit-Change-Number: 35149
Gerrit-PatchSet: 5
Gerrit-Owner: Kevin Chiu
Kevin.Chiu@quantatw.com
Gerrit-Reviewer: Kevin Chiu
Kevin.Chiu@quantatw.com
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Fri, 30 Aug 2019 17:13:07 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Martin Roth
martinroth@google.com
Gerrit-MessageType: comment