[coreboot-gerrit] [M] Change in coreboot[master]: soc/intel/tigerlake: Add romstage common stage file