[coreboot-gerrit] Change in coreboot[master]: soc/intel/broadwell: Mask lower 20 bits of TOLUD and TOLM in systemag...

[Furquan Shaikh (Code Review)]

Hello build bot (Jenkins), Angel Pons, Subrata Banik, Aaron Durbin, Patrick Rudolph,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/41471

to look at the new patch set (#5).

Change subject: soc/intel/broadwell: Mask lower 20 bits of TOLUD and TOLM in systemagent.asl
......................................................................

soc/intel/broadwell: Mask lower 20 bits of TOLUD and TOLM in systemagent.asl

Lower 20bits of TOLUD and TOLM registers include 19 reserved bits and
1 lock bit. If lock bit is set, then systemagent.asl would end up
reporting the base address of low MMIO incorrectly i.e. off by 1.

This change masks the lower 20 bits of TOLUD and TOM registers when
exposing it in the ACPI tables to ensure that the base address of low
MMIO region is reported correctly.

Change-Id: I11b3ef8deda21930998471ab6e712da4c62f5b02
Signed-off-by: Furquan Shaikh 
---
M src/soc/intel/broadwell/acpi/systemagent.asl
1 file changed, 6 insertions(+), 2 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/71/41471/5