[coreboot-gerrit] Change in coreboot[master]: soc/xeon_sp/skx: Define PPIN MSR

[Johnny Lin (Code Review)]

Johnny Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40523 )

Change subject: soc/xeon_sp/skx: Define PPIN MSR
......................................................................

Patch Set 9:

(1 comment)

https://review.coreboot.org/c/coreboot/+/40523/5/src/soc/intel/xeon_sp/skx/c... 
File src/soc/intel/xeon_sp/skx/cpu.c:

https://review.coreboot.org/c/coreboot/+/40523/5/src/soc/intel/xeon_sp/skx/c... 
PS5, Line 75: 	/* If socket_index is 0 then all PPIN have been saved. */
> Makes sense, calling mp_run_on_aps() is more efficient. […]

Thanks for the info, I move the PPIN implementation to CB:40308