[coreboot-gerrit] Change in coreboot[master]: nb/intel/x4x: Issue a hard reset with empty MRC cache on warm reset