Hung-Te Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46387 )
Change subject: soc/mediatek/mt8192: Turn off L2C SRAM and reconfigure as L2 cache
......................................................................
Patch Set 7: Code-Review+2
--
To view, visit
https://review.coreboot.org/c/coreboot/+/46387
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Icaf80bd9da3e082405ba66ef05dd5ea9185784a0
Gerrit-Change-Number: 46387
Gerrit-PatchSet: 7
Gerrit-Owner: Yidi Lin
yidi.lin@mediatek.com
Gerrit-Reviewer: CK HU
ck.hu@mediatek.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Thu, 22 Oct 2020 14:27:25 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment