[coreboot-gerrit] [S] Change in coreboot[master]: sb/amd/sr5650: Add minimal code to build ramstage