Pratikkumar V Prajapati has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38504 )
Change subject: soc/intel/tigerlake: Enable SATA
......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/38504/3//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/38504/3//COMMIT_MSG@8
PS3, Line 8:
: BUG=none
: BRANCH=none
: TEST=Build and boot tigerlake rvp board with SATA memory
please add some lines about what changes are made in code.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/38504
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I9350d71d76cd3d449fd959b5398d5ac653bc459e
Gerrit-Change-Number: 38504
Gerrit-PatchSet: 3
Gerrit-Owner: Wonkyu Kim
wonkyu.kim@intel.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Wonkyu Kim
wonkyu.kim@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Pratikkumar V Prajapati
pratikkumar.v.prajapati@intel.com
Gerrit-CC: caveh jalali
caveh@chromium.org
Gerrit-Comment-Date: Thu, 23 Jan 2020 00:16:02 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment