[coreboot-gerrit] Change in coreboot[master]: pciexp: retrain PCIe link at lower speed if no link

[Patrick Rudolph (Code Review)]

Patrick Rudolph has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42683 )

Change subject: pciexp: retrain PCIe link at lower speed if no link
......................................................................

Patch Set 2:

That setting should be made part of devicetree and thus configurable for each PCIe port.

Are you sure that coreboot isn't just booting too fast and thus the device isn't ready when PCI scanning happens?