[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Modify CSE's PCI BAR address

[Sridhar Siricilla (Code Review)]

Sridhar Siricilla has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44211 )

Change subject: soc/intel/cannonlake: Modify CSE's PCI BAR address
......................................................................

Patch Set 1:

(2 comments)

https://review.coreboot.org/c/coreboot/+/44211/1//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/44211/1//COMMIT_MSG@12 
PS1, Line 12:  fail
> "to fail"

Ack

https://review.coreboot.org/c/coreboot/+/44211/1//COMMIT_MSG@14 
PS1, Line 14:
> Understood. […]

Sure, I will add the tag BRANCH= to commit messages.