Yidi Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46387 )
Change subject: soc/mediatek/mt8192: Turn off L2C SRAM and return it to L2 cache
......................................................................
Patch Set 5:
(1 comment)
https://review.coreboot.org/c/coreboot/+/46387/4//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/46387/4//COMMIT_MSG@8
PS4, Line 8:
Why?
please refer to the commit message of patchset 5.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/46387
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Icaf80bd9da3e082405ba66ef05dd5ea9185784a0
Gerrit-Change-Number: 46387
Gerrit-PatchSet: 5
Gerrit-Owner: Yidi Lin
yidi.lin@mediatek.com
Gerrit-Reviewer: CK HU
ck.hu@mediatek.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Mon, 19 Oct 2020 03:47:07 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-MessageType: comment