Attention is currently required from: Bora Guvendik.
Wonkyu Kim has posted comments on this change by Bora Guvendik. ( https://review.coreboot.org/c/coreboot/+/86991?usp=email )
Change subject: mb/intel/ptlrvp: Introduce PTL RVP External and Internal EC Configurations
......................................................................
Patch Set 5:
(1 comment)
File src/mainboard/intel/ptlrvp/variants/ptlrvp/overridetree.cb:
https://review.coreboot.org/c/coreboot/+/86991/comment/038457ae_ad7729f1?usp... :
PS5, Line 884:
We don't need as chipset.cb already enable it.
device pci 1f.0 alias soc_espi on end
--
To view, visit
https://review.coreboot.org/c/coreboot/+/86991?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Ic3e40f2a19d7ed4f7a16e6e516a284a9a778b9fd
Gerrit-Change-Number: 86991
Gerrit-PatchSet: 5
Gerrit-Owner: Bora Guvendik
bora.guvendik@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Jamie Ryu
jamie.m.ryu@intel.com
Gerrit-CC: Jérémy Compostella
jeremy.compostella@intel.com
Gerrit-CC: Wonkyu Kim
wonkyu.kim@intel.com
Gerrit-Attention: Bora Guvendik
bora.guvendik@intel.com
Gerrit-Comment-Date: Wed, 09 Apr 2025 15:50:51 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No