22 Apr
2020
22 Apr
'20
8:55 p.m.
Prashant Malani has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40424 )
Change subject: ec/google/chromeec: Add support for USB Type-C alternate mode control ......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/c/coreboot/+/40424/1/src/ec/google/chromeec/acpi... File src/ec/google/chromeec/acpi/cros_ec.asl:
https://review.coreboot.org/c/coreboot/+/40424/1/src/ec/google/chromeec/acpi... PS1, Line 74: Package
https://review.coreboot.org/c/coreboot/+/40425/1/src/mainboard/google/voltee.... […]
Update: as defined above, the merging of SSDT generated ASL and DSDT asl does not work. The kernel only seems to see the DSDT version.
--
To view, visit https://review.coreboot.org/c/coreboot/+/40424
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8c872537d9c633f8eb4238fd9b023577c4570a5a
Gerrit-Change-Number: 40424
Gerrit-PatchSet: 1
Gerrit-Owner: John Zhao john.zhao@intel.com
Gerrit-Reviewer: Duncan Laurie dlaurie@chromium.org
Gerrit-Reviewer: Tim Wawrzynczak twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Aaron Durbin adurbin@chromium.org
Gerrit-CC: Furquan Shaikh furquan@google.com
Gerrit-CC: John Zhao john.zhao@intel.corp-partner.google.com
Gerrit-CC: Paul Menzel paulepanter@users.sourceforge.net
Gerrit-CC: Prashant Malani pmalani@google.com
Gerrit-Comment-Date: Wed, 22 Apr 2020 18:55:04 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Prashant Malani pmalani@google.com
Gerrit-MessageType: comment