[coreboot-gerrit] Change in coreboot[master]: soc/intel/skylake: Sideband lock skipped in FSP and done in coreboot