[coreboot-gerrit] [XS] Change in coreboot[master]: soc/intel/alderlake: Add enable PCH FIVR entry