[coreboot-gerrit] Change in coreboot[master]: soc/amd/common/lpc: Add decode disable function

[Marshall Dawson (Code Review)]

Marshall Dawson has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35270 )

Change subject: soc/amd/common/lpc: Add decode disable function
......................................................................

Patch Set 2:

(1 comment)

https://review.coreboot.org/c/coreboot/+/35270/1/src/soc/amd/common/block/lp... 
File src/soc/amd/common/block/lpc/lpc_util.c:

https://review.coreboot.org/c/coreboot/+/35270/1/src/soc/amd/common/block/lp... 
PS1, Line 179: 	reg &= LPC_SYNC_TIMEOUT_COUNT_MASK + LPC_SYNC_TIMEOUT_COUNT_ENABLE;
> This looks weird. […]

I goofed the mask; see the update to lpc.h.  This line is to clear the register contents while preserving the count and enable.  So AND with 0000ff80.