[coreboot-gerrit] Change in coreboot[master]: soc/intel/braswell: Use common sb code for SPI lockdown configuration

[Arthur Heymans (Code Review)]

Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/36007 )

Change subject: soc/intel/braswell: Use common sb code for SPI lockdown configuration
......................................................................

Patch Set 4: -Code-Review
> Patch Set 3:
> > Patch Set 3:
> > > Patch Set 3:
> > >
> > > (1 comment)
> >
> > Using your patch fbg1701 reported 'Transaction error' when MRC cache data needs update.
>
> I noticed that spi_flash_generic_probe() does not detect the winbond anymore. This is cause of the transaction error.

I updated the code so now it fetches SPIBAR correctly. Could you test?