[coreboot-gerrit] Change in coreboot[master]: sc7180: QSIP SPI NOR addressing mode

[Paul Menzel (Code Review)]

Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38542 )

Change subject: sc7180: QSIP SPI NOR addressing mode
......................................................................

Patch Set 5:

(1 comment)

https://review.coreboot.org/c/coreboot/+/38542/5//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/38542/5//COMMIT_MSG@9 
PS5, Line 9: Putting SPI NOR 3 byte addressing mode as it is not supporting 4 byte addressing mode.
The text width limit is 75 characters.