[coreboot-gerrit] Change in coreboot[master]: soc/amd/common/block/cpu: Cache the uCode to avoid multiple SPI reads