[coreboot-gerrit] Change in coreboot[master]: soc/intel/icelake: Add alignment check for TSEG base and size