[coreboot-gerrit] Change in ...coreboot[master]: [TESTME]soc/intel/fsp_baytrail: Select RELOCATABLE_RAMSTAGE

[Arthur Heymans (Code Review)]

Arthur Heymans has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/29910

Change subject: [TESTME]soc/intel/fsp_baytrail: Select RELOCATABLE_RAMSTAGE
......................................................................

[TESTME]soc/intel/fsp_baytrail: Select RELOCATABLE_RAMSTAGE

Change-Id: I206f879f1d944c0a5e4e62ac4d2328889bc2b4ce
Signed-off-by: Arthur Heymans 
---
M src/soc/intel/fsp_baytrail/Kconfig
1 file changed, 0 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/10/29910/1

diff --git a/src/soc/intel/fsp_baytrail/Kconfig b/src/soc/intel/fsp_baytrail/Kconfig
index 7d82f3f..c61db46 100644
--- a/src/soc/intel/fsp_baytrail/Kconfig
+++ b/src/soc/intel/fsp_baytrail/Kconfig
@@ -30,7 +30,6 @@
    select ARCH_RAMSTAGE_X86_32
    select HAVE_SMI_HANDLER
    select SOUTHBRIDGE_INTEL_COMMON_RESET
-	select NO_RELOCATABLE_RAMSTAGE
    select PARALLEL_MP
    select REG_SCRIPT
    select SMM_TSEG