[coreboot-gerrit] Change in coreboot[master]: soc/intel/skylake/chip: Unhide P2SB device

[Patrick Rudolph (Code Review)]

Hello Kyösti Mälkki, Aaron Durbin, Patrick Rudolph, PraveenX Hodagatta Pranesh, Subrata Banik, Arthur Heymans, Michael Niewöhner, Aamir Bohra, Keith Short, Matt DeVillier, Paul Menzel, build bot (Jenkins), Lijian Zhao, Furquan Shaikh, Werner Zeh, Felix Held, Ronak Kanabar, Maxim Polyakov,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/35620

to look at the new patch set (#4).

Change subject: soc/intel/skylake/chip: Unhide P2SB device
......................................................................

soc/intel/skylake/chip: Unhide P2SB device

APL unhides the P2SB device in coreboot already. Do the same on SKL/KBL.
As the coreboot PCI allocator needs to be able to find the device,
unhide it after FSP-S.

The device is hidden in the SoC finalize function already and not visible
in the OS, as more P2SB device IDs have been added.

Other SoCs aren't updated, because they are too broken.

Fixes "BUG: XXX requests hidden ...." warnings in coreboot log.
Tested on Supermicro X11SSH-TF.

Change-Id: I0d14646098c34d3bf5cd49c35dcfcdce2c57431d
Signed-off-by: Patrick Rudolph 
---
M src/soc/intel/skylake/chip_fsp20.c
M src/soc/intel/skylake/finalize.c
2 files changed, 12 insertions(+), 9 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/20/35620/4