Attention is currently required from: Gaggery Tsai, Marx Wang.
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/48510 )
Change subject: soc/intel/apollolake: Provide the option to enable DDR 2x refresh rate
......................................................................
Patch Set 13: Code-Review+1
(1 comment)
Patchset:
PS13:
Typo: the mitigation is for some DRAMs.
Oh, good point. I missed that the changed code was only touching LPDDR4.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/48510
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I0235fc7906626f28f14367c283433e5b066cc89a
Gerrit-Change-Number: 48510
Gerrit-PatchSet: 13
Gerrit-Owner: Marx Wang
marx.wang@intel.com
Gerrit-Reviewer: Andrey Petrov
andrey.petrov@gmail.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Gaggery Tsai
gaggery.tsai@intel.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Nico Huber
nico.h@gmx.de
Gerrit-Attention: Gaggery Tsai
gaggery.tsai@intel.com
Gerrit-Attention: Marx Wang
marx.wang@intel.com
Gerrit-Comment-Date: Wed, 03 Mar 2021 18:46:36 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Comment-In-Reply-To: Gaggery Tsai
gaggery.tsai@intel.com
Gerrit-MessageType: comment