[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Add Display related UPD configs for Jasper Lake

[Aamir Bohra (Code Review)]

Aamir Bohra has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/39131 )

Change subject: soc/intel/tigerlake: Add Display related UPD configs for Jasper Lake
......................................................................

soc/intel/tigerlake: Add Display related UPD configs for Jasper Lake

Change-Id: I942a7036bf627b3d8262756e5e2026dcb0949dd5
Signed-off-by: Aamir Bohra 
---
M src/soc/intel/tigerlake/romstage/fsp_params_jsl.c
1 file changed, 7 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/31/39131/1

diff --git a/src/soc/intel/tigerlake/romstage/fsp_params_jsl.c b/src/soc/intel/tigerlake/romstage/fsp_params_jsl.c
index e6b5b58..d445f60 100644
--- a/src/soc/intel/tigerlake/romstage/fsp_params_jsl.c
+++ b/src/soc/intel/tigerlake/romstage/fsp_params_jsl.c
@@ -87,6 +87,13 @@

m_cfg->SerialIoUartDebugControllerNumber = CONFIG_UART_FOR_CONSOLE;

+	/* Display */
+	m_cfg->DdiPortAConfig = config->DdiPortAConfig;
+	m_cfg->DdiPortBHpd = config->DdiPortBHpd;
+	m_cfg->DdiPortCHpd = config->DdiPortCHpd;
+	m_cfg->DdiPortBDdc = config->DdiPortBDdc;
+	m_cfg->DdiPortCDdc = config->DdiPortCDdc;
+
    /* Audio */
    m_cfg->PchHdaEnable = pcidev_path_on_root(PCH_DEVFN_HDA) ? dev->enabled : 0;