Mario Scheithauer has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42879 )
Change subject: soc/intel/common/cpu: Don't set any TCC settings if offset is 0
......................................................................
Patch Set 1: Code-Review+2
It is now like in the old function and our boards run again. The patch looks good to me. Thanks Tim!
--
To view, visit
https://review.coreboot.org/c/coreboot/+/42879
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ibc529520a4e74608cb5d20e5a6e8fc2c727c903c
Gerrit-Change-Number: 42879
Gerrit-PatchSet: 1
Gerrit-Owner: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: Mario Scheithauer
mario.scheithauer@siemens.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Sumeet R Pawnikar
sumeet.r.pawnikar@intel.com
Gerrit-Reviewer: Werner Zeh
werner.zeh@siemens.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Tue, 30 Jun 2020 04:54:20 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment