Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42897 )
Change subject: mb/google/volteer: Enable HotPlug on PCIe root port for the SD express
......................................................................
Patch Set 1: Code-Review+2
(1 comment)
https://review.coreboot.org/c/coreboot/+/42897/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/42897/1//COMMIT_MSG@9
PS1, Line 9: Enable HotPlug for the PCIe root port that the SD express is on so
: the OS can re-train the link without needing a reboot if it goes
: down unexpectedly at runtime.
nit: I think you can reflow this for 72 character width.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/42897
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ie9d427dd297567f06123119a670b5ed2e1f73701
Gerrit-Change-Number: 42897
Gerrit-PatchSet: 1
Gerrit-Owner: Nick Chen
nick_xr_chen@wistron.corp-partner.google.com
Gerrit-Reviewer: Caveh Jalali
caveh@chromium.org
Gerrit-Reviewer: Nick Vaccaro
nvaccaro@chromium.org
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Tue, 30 Jun 2020 17:22:49 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment