Attention is currently required from: Felix Held.
Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42685 )
Change subject: soc/amd/common: Drop ACPIMMIO bank for SMBus device PCI config
......................................................................
Patch Set 8:
(1 comment)
File src/soc/amd/picasso/uart.c:
https://review.coreboot.org/c/coreboot/+/42685/comment/d77776a5_b0772aea
PS8, Line 106: generator divisor programming? 16*115200 = 1.8432M. */
See previous comments exchanged with Raul; I could not tell what this does, but assumed it would aff […]
AFAICS one cannot currently select AMD_SOC_UART_1_8MZ anyways with psp_verstage since the register write cannot be done.
And if we added ENV_X86 we have the case of changing baudrate reference clock while UART is already configured. If there is some functionality/legacy support provided here, it's still obscure to me what it is.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/42685
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I5c8ce8de0a6ab0ed41e7e8a5980d0f0510aaa993
Gerrit-Change-Number: 42685
Gerrit-PatchSet: 8
Gerrit-Owner: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-Reviewer: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Jason Glenesk
jason.glenesk@gmail.com
Gerrit-Reviewer: Marshall Dawson
marshalldawson3rd@gmail.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-CC: Raul Rangel
rrangel@chromium.org
Gerrit-Attention: Felix Held
felix-coreboot@felixheld.de
Gerrit-Comment-Date: Thu, 07 Jan 2021 19:21:18 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Kyösti Mälkki
kyosti.malkki@gmail.com
Comment-In-Reply-To: Felix Held
felix-coreboot@felixheld.de
Gerrit-MessageType: comment