Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40335 )
Change subject: device: Add provision for multiple PCI segments
......................................................................
Patch Set 6:
(1 comment)
https://review.coreboot.org/c/coreboot/+/40335/6/src/device/Kconfig
File src/device/Kconfig:
https://review.coreboot.org/c/coreboot/+/40335/6/src/device/Kconfig@794
PS6, Line 794: help
: This option allows you to select required PCI segment.
:
: Each PCI segment supports up to 256 buses (0-255).
: PCIE length selection is depends on PCI_SEGMENT_GROUPS.
: Formula for PCIE Length = PCI_SEGMENT_GROUPS * 256 MB
: If PCI segment is 1 then length of PCIEX region is 256MB to support 256 buses
: else PCIEX region would be multiple of 256MB based on PCI_SEGMENT_GROUPS.
I don't think a help text can help here. 256 buses is the maximum […]
Ack
--
To view, visit
https://review.coreboot.org/c/coreboot/+/40335
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I90660c5cfd8af5bb40e36bb409e534541c786cae
Gerrit-Change-Number: 40335
Gerrit-PatchSet: 6
Gerrit-Owner: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Duncan Laurie
dlaurie@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Pratikkumar V Prajapati
pratikkumar.v.prajapati@intel.com
Gerrit-Reviewer: Usha P
usha.p@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Nico Huber
nico.h@gmx.de
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Mon, 04 May 2020 03:58:40 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nico Huber
nico.h@gmx.de
Gerrit-MessageType: comment