Xi Chen has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44702 )
Change subject: soc/mediatek/mt8192: Do memory pll init before calibration
......................................................................
Patch Set 49:
(2 comments)
https://review.coreboot.org/c/coreboot/+/44702/48/src/soc/mediatek/common/in...
File src/soc/mediatek/common/include/soc/pll_common.h:
https://review.coreboot.org/c/coreboot/+/44702/48/src/soc/mediatek/common/in...
PS48, Line 8:
Add […]
Ack
https://review.coreboot.org/c/coreboot/+/44702/48/src/soc/mediatek/common/in...
PS48, Line 58: DEFINE_BITFIELD
for single bits you can do […]
Ack
--
To view, visit
https://review.coreboot.org/c/coreboot/+/44702
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ieb4e6cbf19da53d653872b166d3191c7b010dca6
Gerrit-Change-Number: 44702
Gerrit-PatchSet: 49
Gerrit-Owner: CK HU
ck.hu@mediatek.com
Gerrit-Reviewer: Duan huayang
huayang.duan@mediatek.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: Xi Chen
xixi.chen@mediatek.com
Gerrit-Reviewer: Yidi Lin
yidi.lin@mediatek.com
Gerrit-Reviewer: Yu-Ping Wu
yupingso@google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Thu, 17 Dec 2020 09:12:27 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Hung-Te Lin
hungte@chromium.org
Gerrit-MessageType: comment