[coreboot-gerrit] Change in coreboot[master]: 0cpu/intel/haswell: Use postcar stage and common CAR code