[coreboot-gerrit] Change in coreboot[master]: soc/intel/xeon_sp: Use common cpu/intel romstage entry

[Arthur Heymans (Code Review)]

Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46658 )

Change subject: soc/intel/xeon_sp: Use common cpu/intel romstage entry
......................................................................

Patch Set 6:

(1 comment)

https://review.coreboot.org/c/coreboot/+/46658/6/src/soc/intel/xeon_sp/memma... 
File src/soc/intel/xeon_sp/memmap.c:

https://review.coreboot.org/c/coreboot/+/46658/6/src/soc/intel/xeon_sp/memma... 
PS6, Line 37: cbmem_top
> I guess FSP provides this pointer? On SKL and CFL, the value for this pointer is MTRR poison (trying […]

I don't recall seeing bad things on that. The behaviour is not changed in this patch so it can be tackled later on if it proves to be a problem.